

WHAT IS CLAIMED IS:

1. A switching fabric for interfacing a host processor and a plurality of network modules, comprising:

a plurality of network module interfaces, each
5 network module interface operable to communicate with one or more associated network modules over a module communication link, the plurality of network modules operable to communicate among one another over a peer transaction bus;

10 a processor interface operable to communicate with a host processor over a host communication link, the processor interface operable to communicate with the plurality of network module interfaces over a host transaction bus.

15 2. The switching fabric of Claim 1, wherein the module communication link which each of the plurality of network module interfaces communicates with its associated network modules is a Peripheral Component
20 Interconnect (PCI) bus.

25 3. The switching fabric of Claim 2, wherein each of the plurality of network module interfaces is operable to convert between a protocol of the PCI bus and protocols of the peer transaction bus and the host transaction bus.

30 4. The switching fabric of Claim 1, wherein the host communication link which the processor interface communicates with the host processor is a Peripheral Component Interconnect (PCI) bus.

5

10

a host transaction bus controller operable to control information transfer across the host transaction bus.

7. The switching fabric of Claim 1, wherein each of the plurality of network module interfaces includes:

5 a network module interface core operable to convert between a protocol of the module communication link between each of the plurality of network module interfaces and their respective network modules and protocols of the peer transaction bus and the host transaction bus;

10 a peer ingress buffer operable to receive information from an associated network module for transfer onto the peer transaction bus;

15 a peer egress buffer operable to receive information from a remote network module over the peer transaction bus for transfer to an appropriate associated network module;

a network module write posting buffer operable to receive communications from an associated network module destined for the host processor for transfer onto the host transaction bus;

20 a network module delayed read buffer operable to receive information from the host processor over the host transaction bus for transfer to an appropriate associated network module.

8. The switching fabric of Claim 1, wherein the processor interface includes:

5 a processor interface core operable to convert between a protocol of the host communication link between the host processor and the processor interface and a protocol of the host transaction bus;

a host delayed read buffer operable to receive information from the host processor for transfer to a network module over the host transaction bus;

10 a processor initiator write buffer operable to receive information over the host transaction bus from a network module for transfer to the host processor.

15 9. The switching fabric of Claim 1, wherein a clock driving the host transaction bus and the peer transaction bus is derived from a clock driving the host communication link.

20 10. The switching fabric of Claim 1, wherein the host communication link and the module communication links operate at different clock frequencies.

25 11. The switching fabric of Claim 1, wherein the peer transaction bus carries layer two traffic and the host transaction bus carries layer three traffic.

12. The switching fabric of Claim 11, wherein the layer two traffic is in asynchronous transfer mode cells.

13. A method for interfacing a host processor and a plurality of network modules, comprising:

providing a module communication link between a network module interface and associated network modules;

5 providing a peer transaction path between a plurality of the network module interfaces to allow communications between non-associated network modules;

providing a host communication link between a processor interface and a host processor;

10 providing a host transaction path between the processor interface and the plurality of network interface module interfaces to allow communications between the host processor and all network modules.

15 14. The method of Claim 13, further comprising:
sending information between the host processor and the processor interface using a Peripheral Component Interface (PCI) bus protocol.

20 15. The method of Claim 14, further comprising:
converting the PCI bus protocol to and from a protocol of the host transaction path.

25 16. The method of Claim 15, further comprising:
converting the protocol of the host transaction path to and from a protocol of the module communication link.

17. The method of Claim 16, wherein the protocol of the module communication link is the PCI bus protocol.

5

10

[illegible]

15

0.05 0.0075 0.0045 0.003 0.002 0.0015 0.001 0.0005
 50 100 150 200 250 300 350 400
 0.0005 0.001 0.0015 0.002 0.003 0.0045 0.0075 0.05

20

□ □